Products and Services
We have established a product portfolio that is tailored for multiple scenarios and boasts high reliability, with wide-ranging applications in strategic fields such as smart energy storage, industrial control, power electronics, and smart cities, providing stable and efficient technological support for the energy transition and the development of smart urban infrastructure.
Smart Energy Storage
Energy Storage SVG Control Board
Core Features
● Nano-second-level protection, solid as a rock.
The system implements fault detection and protection for overcurrent, overvoltage, and bridge-arm short-circuit faults entirely through hardware logic, with a response time of less than 500 ns, providing unparalleled safety assurance for power devices (IGBTs).
● High-precision PWM drive
Generate multi-channel high-resolution PWM signals, supporting programmable dead-time to prevent shoot-through in the bridge arm and ensure safe and reliable operation of the power circuit.
● Industrial-grade reliability design
The chip adheres to industrial-grade standards and supports a wide operating temperature range of -40℃ to +85℃. It features a simple structure, lacks a firmware layer, and exhibits extremely high long-term operational stability.
● Flexible interface management
Efficiently manage the ADC interface, encoder interface, and multiple digital I/O channels, reducing the burden on the main processor and optimizing system task distribution.
● Outstanding cost-effectiveness
While delivering exceptional real-time performance, effectively controlling and optimizing BOM costs makes this SVG solution an ideal choice for high cost-effectiveness.
Email: sales@sengkeda.com
Core specification parameters
| Parameter Category | Detailed indicators |
| Main controller | Intel EPM1270T144C5N5N CPLD |
| Logic unit | 1270 LE |
| Number of user I/Os | 116 (based on T144 package) |
| Maximum clock frequency | > 150 MHz |
| Protection response time | Hardware protection < 500 ns (from signal input to PWM lockout) |
| PWM dead-time | 50 ns – 2 μs (hardware programmable) |
| Operating temperature | -40°C ~ +85°C (Industrial-grade standard) |
| Supply voltage | Core: 3.3V / I/O: 1.5V - 3.3V (configurable) |
| Configuration method | Instant configuration via the JTAG port, with no boot-up delay. |
Interface Information
In this board, the CPLD primarily handles low-level, high-speed interface and control tasks.
| Interface Type | Quantity/Specification | Function Description and System Application |
| PWM drive output | 6/12 Road (Complementary Output) | Generate PWM signals for driving IGBTs in a three-phase full-bridge or T-type three-level topology, and insert precise dead-time. |
| Hardware protection input | Multiple channels | Directly connects to the Hall sensor’s overcurrent signal and the fault signals from the IGBT driver board (DESAT, undervoltage), enabling nanosecond-level hardware protection. |
| ADC interface logic | SPI / Parallel | Control the external ADC chip to acquire key analog signals such as DC bus voltage and grid-side current. |
| Encoder interface | Route 1 (optional) | Connect to the grid voltage synchronization signal or the motor position encoder signal (for applications such as active filtering). |
| Interface with the main processor | Parallel bus or high-speed SPI | Perform high-speed data exchange with the master DSP, receive instructions, and upload status. |
| Digital Input (DI) | Multiple channels | Acquire switch signals such as circuit breaker status and contactor status. |
| Digital Output (DO) | Multiple channels | Control contactors, fans, indicator lights, and more. |
| Debugging and Configuration | JTAG | For CPLD program downloading and debugging. |
Software and Features
In actual SVG systems, CPLDs are typically used in conjunction with a high-performance DSP (such as the TI C2000 series), with a clear division of labor:
DSP (main core) is responsible for:
- Complex mathematical operations (reactive current detection, phase-locked loop PLL, PID control algorithm).
- Generate a PWM duty cycle command.
- System management, communication (with the upper-level monitoring system).
CPLD (Coprocessor - EPM1270) is responsible for:
- Execute the DSP’s duty-cycle instruction to generate a final, safe multi-channel PWM signal.
- Collect fault signals in real time and execute hardware protection (highest priority).
- Manage ADC sampling timing and digital I/O states.
- Watchdog logic monitors the status of the main processor.
This architecture assigns ultra-high-speed, highly deterministic tasks to CPLD hardware and complex algorithms to DSP software, striking a balance among performance, flexibility, and security.
Typical application scenarios
- Low-voltage SVG/APF device: Used to compensate reactive power, mitigate harmonics, and improve power quality in factories and shopping malls.
- New energy power stations: Reactive power compensation and voltage support at the grid connection points of wind farms and photovoltaic power plants.
- Electric traction systems: Reactive power compensation and harmonic mitigation for rail transit and ports.
- Intelligent Distribution System: Dynamic reactive power compensation for distribution networks to stabilize system voltage.
Keywords：Energy Storage SVG Control Board
Previous page
Next page
Previous page
Next page
Other recommended products
Guangzhou SENGKEDA Technology Co., Ltd
Contact: Elaine Huang
Service hotline: +86 20 8792 5274
Email: sales@sengkeda.com
Company Address: Building D, No. 1, Cai Pin Road, Science City, Huangpu District, Guangzhou, Guangdong Province
Copyright © Guangzhou SENGKEDA Technology Co., Ltd. All rights reserved. Powered by CEglobal
Telephone：
E-mail：
在线客服添加返回顶部
右侧在线客服样式 1,2,3 1
图片alt标题设置： Guangzhou SENGKEDA Technology Co., Ltd
表单验证提示文本： The content cannot be empty!
循环体没有内容时： Sorry, no matching items were found.
CSS / JS 文件放置地